Liang Chen
33ec1a00a4
rk3562: bl31: update version to v1.15
build form:
904af256f plat: rk3562: clock: adjust pvtpll config for cpu/gpu/npu
update feature:
904af256f plat: rk3562: clock: adjust pvtpll config for cpu/gpu/npu
84db911a8 plat: rk3562: add soc version init
13293ddbe plat: rk3588: hdmirx: reset controller as soon as possible
7595dc437 rockchip: increase FDT buffer size
bbaa2847c plat: rk3528: dmc: suspend: Add pctl and phy reg that need save
d47912428 plat: rk3528: Add support of dmc
398d70f4c plat: rk3528: support stop cpus
85fc734b9 plat: rockchip: rk3588: dmc: update lp5 mr for each channel
aef7950e4 plat: rk_fpga: add rk_fpga_rk3576 support
b56fd461a plat: rk_fpga: define uart macro in each rk_fpga_soc_def.h
8f84fa572 plat: rockchip: fiq: dsb, isb and nop after wfe in cpu_stop_for_event()
Signed-off-by: Liang Chen <cl@rock-chips.com>
Change-Id: I418b329c89f07423a2185b99bc48fe5e22a70a87
2023-04-27 10:14:13 +08:00
..
2023-04-12 08:27:47 +00:00
2023-04-12 08:27:47 +00:00
2022-09-16 17:50:33 +08:00
2022-09-16 17:50:33 +08:00
2023-02-16 03:31:46 +00:00
2023-02-16 03:31:46 +00:00
2022-10-21 02:15:12 +00:00
2022-10-21 02:15:12 +00:00
2023-03-21 17:46:31 +08:00
2023-03-21 17:46:31 +08:00
2023-04-12 08:27:47 +00:00
2023-04-12 08:27:47 +00:00
2022-10-25 17:22:27 +08:00
2022-10-25 17:22:27 +08:00
2023-04-17 17:33:20 +08:00
2023-04-17 17:33:20 +08:00
2023-04-17 17:33:28 +08:00
2023-04-17 17:33:28 +08:00
2023-04-17 14:29:49 +08:00
2023-04-17 14:29:49 +08:00
2023-04-27 10:14:13 +08:00
2023-04-27 10:14:13 +08:00
2023-04-19 17:05:16 +08:00
2023-04-19 17:05:16 +08:00
2023-04-19 17:02:36 +08:00
2023-04-19 17:02:36 +08:00
2023-04-19 15:09:52 +08:00
2023-04-19 15:09:52 +08:00
2022-09-16 17:50:33 +08:00
2022-09-16 17:50:33 +08:00
2023-04-13 16:06:21 +08:00
2023-04-13 16:06:21 +08:00
2023-03-31 15:07:32 +08:00
2023-03-31 15:07:32 +08:00