mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
MX5: Update to autogenerated asm-offsets.h
On i.MX5, the asm-offsets.h file is not yet generated as it should be. Signed-off-by: Stefano Babic <sbabic@denx.de> CC: Matthias Weisser <weisserm@arcor.de>
This commit is contained in:
committed by
Albert ARIBAUD
parent
39f0023e81
commit
0edf8b5b2f
@@ -1,55 +0,0 @@
|
||||
/*
|
||||
* needed for arch/arm/cpu/armv7/mx51/lowlevel_init.S
|
||||
*
|
||||
* These should be auto-generated
|
||||
*/
|
||||
/* CCM */
|
||||
#define CLKCTL_CCR 0x00
|
||||
#define CLKCTL_CCDR 0x04
|
||||
#define CLKCTL_CSR 0x08
|
||||
#define CLKCTL_CCSR 0x0C
|
||||
#define CLKCTL_CACRR 0x10
|
||||
#define CLKCTL_CBCDR 0x14
|
||||
#define CLKCTL_CBCMR 0x18
|
||||
#define CLKCTL_CSCMR1 0x1C
|
||||
#define CLKCTL_CSCMR2 0x20
|
||||
#define CLKCTL_CSCDR1 0x24
|
||||
#define CLKCTL_CS1CDR 0x28
|
||||
#define CLKCTL_CS2CDR 0x2C
|
||||
#define CLKCTL_CDCDR 0x30
|
||||
#define CLKCTL_CHSCCDR 0x34
|
||||
#define CLKCTL_CSCDR2 0x38
|
||||
#define CLKCTL_CSCDR3 0x3C
|
||||
#define CLKCTL_CSCDR4 0x40
|
||||
#define CLKCTL_CWDR 0x44
|
||||
#define CLKCTL_CDHIPR 0x48
|
||||
#define CLKCTL_CDCR 0x4C
|
||||
#define CLKCTL_CTOR 0x50
|
||||
#define CLKCTL_CLPCR 0x54
|
||||
#define CLKCTL_CISR 0x58
|
||||
#define CLKCTL_CIMR 0x5C
|
||||
#define CLKCTL_CCOSR 0x60
|
||||
#define CLKCTL_CGPR 0x64
|
||||
#define CLKCTL_CCGR0 0x68
|
||||
#define CLKCTL_CCGR1 0x6C
|
||||
#define CLKCTL_CCGR2 0x70
|
||||
#define CLKCTL_CCGR3 0x74
|
||||
#define CLKCTL_CCGR4 0x78
|
||||
#define CLKCTL_CCGR5 0x7C
|
||||
#define CLKCTL_CCGR6 0x80
|
||||
#if defined(CONFIG_MX53)
|
||||
#define CLKCTL_CCGR7 0x84
|
||||
#define CLKCTL_CMEOR 0x88
|
||||
#elif defined(CONFIG_MX51)
|
||||
#define CLKCTL_CMEOR 0x84
|
||||
#endif
|
||||
|
||||
/* DPLL */
|
||||
#define PLL_DP_CTL 0x00
|
||||
#define PLL_DP_CONFIG 0x04
|
||||
#define PLL_DP_OP 0x08
|
||||
#define PLL_DP_MFD 0x0C
|
||||
#define PLL_DP_MFN 0x10
|
||||
#define PLL_DP_HFS_OP 0x1C
|
||||
#define PLL_DP_HFS_MFD 0x20
|
||||
#define PLL_DP_HFS_MFN 0x24
|
||||
@@ -317,9 +317,27 @@ struct clkctl {
|
||||
u32 ccgr4;
|
||||
u32 ccgr5;
|
||||
u32 ccgr6;
|
||||
#if defined(CONFIG_MX53)
|
||||
u32 ccgr7;
|
||||
#endif
|
||||
u32 cmeor;
|
||||
};
|
||||
|
||||
/* DPLL registers */
|
||||
struct dpll {
|
||||
u32 dp_ctl;
|
||||
u32 dp_config;
|
||||
u32 dp_op;
|
||||
u32 dp_mfd;
|
||||
u32 dp_mfn;
|
||||
u32 dp_mfn_minus;
|
||||
u32 dp_mfn_plus;
|
||||
u32 dp_hfs_op;
|
||||
u32 dp_hfs_mfd;
|
||||
u32 dp_hfs_mfn;
|
||||
u32 dp_mfn_togc;
|
||||
u32 dp_destat;
|
||||
};
|
||||
/* WEIM registers */
|
||||
struct weim {
|
||||
u32 cs0gcr1;
|
||||
|
||||
Reference in New Issue
Block a user