mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
MIPS: add support for Broadcom MIPS BCM6368 SoC family
Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com> Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
This commit is contained in:
committed by
Daniel Schwierzeck
parent
8c8ef2e825
commit
43b7ab99ec
30
include/configs/bmips_bcm6368.h
Normal file
30
include/configs/bmips_bcm6368.h
Normal file
@@ -0,0 +1,30 @@
|
||||
/*
|
||||
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __CONFIG_BMIPS_BCM6368_H
|
||||
#define __CONFIG_BMIPS_BCM6368_H
|
||||
|
||||
/* CPU */
|
||||
#define CONFIG_SYS_MIPS_TIMER_FREQ 200000000
|
||||
|
||||
/* RAM */
|
||||
#define CONFIG_NR_DRAM_BANKS 1
|
||||
#define CONFIG_SYS_SDRAM_BASE 0x80000000
|
||||
|
||||
/* U-Boot */
|
||||
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + 0x100000
|
||||
|
||||
#if defined(CONFIG_BMIPS_BOOT_RAM)
|
||||
#define CONFIG_SKIP_LOWLEVEL_INIT
|
||||
#define CONFIG_SYS_INIT_SP_OFFSET 0x2000
|
||||
#endif
|
||||
|
||||
#define CONFIG_SYS_FLASH_BASE 0xb8000000
|
||||
#define CONFIG_SYS_FLASH_EMPTY_INFO
|
||||
#define CONFIG_SYS_FLASH_PROTECTION
|
||||
#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
|
||||
|
||||
#endif /* __CONFIG_BMIPS_BCM6368_H */
|
||||
31
include/dt-bindings/clock/bcm6368-clock.h
Normal file
31
include/dt-bindings/clock/bcm6368-clock.h
Normal file
@@ -0,0 +1,31 @@
|
||||
/*
|
||||
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
|
||||
*
|
||||
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __DT_BINDINGS_CLOCK_BCM6368_H
|
||||
#define __DT_BINDINGS_CLOCK_BCM6368_H
|
||||
|
||||
#define BCM6368_CLK_VDSL_QPROC 2
|
||||
#define BCM6368_CLK_VDSL_AFE 3
|
||||
#define BCM6368_CLK_VDSL_BONDING 4
|
||||
#define BCM6368_CLK_VDSL 5
|
||||
#define BCM6368_CLK_PHYMIPS 6
|
||||
#define BCM6368_CLK_SWPKT_USB 7
|
||||
#define BCM6368_CLK_SWPKT_SAR 8
|
||||
#define BCM6368_CLK_SPI 9
|
||||
#define BCM6368_CLK_USBD 10
|
||||
#define BCM6368_CLK_SAR 11
|
||||
#define BCM6368_CLK_ROBOSW 12
|
||||
#define BCM6368_CLK_UTOPIA 13
|
||||
#define BCM6368_CLK_PCM 14
|
||||
#define BCM6368_CLK_USBH 15
|
||||
#define BCM6368_CLK_GLESS 16
|
||||
#define BCM6368_CLK_NAND 17
|
||||
#define BCM6368_CLK_IPSEC 18
|
||||
#define BCM6368_CLK_USBH_IDDQ 19
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_BCM6368_H */
|
||||
22
include/dt-bindings/reset/bcm6368-reset.h
Normal file
22
include/dt-bindings/reset/bcm6368-reset.h
Normal file
@@ -0,0 +1,22 @@
|
||||
/*
|
||||
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
|
||||
*
|
||||
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
|
||||
#ifndef __DT_BINDINGS_RESET_BCM6368_H
|
||||
#define __DT_BINDINGS_RESET_BCM6368_H
|
||||
|
||||
#define BCM6368_RST_SPI 0
|
||||
#define BCM6368_RST_MPI 3
|
||||
#define BCM6368_RST_IPSEC 4
|
||||
#define BCM6368_RST_EPHY 6
|
||||
#define BCM6368_RST_SAR 7
|
||||
#define BCM6368_RST_SWITCH 10
|
||||
#define BCM6368_RST_USBD 11
|
||||
#define BCM6368_RST_USBH 12
|
||||
#define BCM6368_RST_PCM 13
|
||||
|
||||
#endif /* __DT_BINDINGS_RESET_BCM6368_H */
|
||||
Reference in New Issue
Block a user