Add support for Prodrive P3P440 board:

- Added onboard PPC440 DDR autodetection in cpu/ppc/sdram.c
- CFG_FLASH_QUIET_TEST added to use the common CFI driver
  for bank autodetection
Patch by Stefan Roese, 22 Nov 2005
This commit is contained in:
Stefan Roese
2005-11-22 13:20:42 +01:00
parent fe126d8b34
commit 5568e613ee
16 changed files with 1092 additions and 7 deletions

View File

@@ -547,6 +547,8 @@
#define cpc0_strp2 (CNTRL_DCR_BASE+0x36) /* Power-on config reg 2 (RO) */
#define cpc0_strp3 (CNTRL_DCR_BASE+0x37) /* Power-on config reg 3 (RO) */
#define cpc0_gpio (CNTRL_DCR_BASE+0x38) /* GPIO config reg (440GP) */
#define cntrl0 (CNTRL_DCR_BASE+0x3b) /* Control 0 register */
#define cntrl1 (CNTRL_DCR_BASE+0x3a) /* Control 1 register */
@@ -1392,6 +1394,15 @@
/******************************************************************************
* GPIO macro register defines
******************************************************************************/
#if defined(CONFIG_440GP)
#define GPIO_BASE0 (CFG_PERIPHERAL_BASE+0x00000700)
#define GPIO0_OR (GPIO_BASE0+0x0)
#define GPIO0_TCR (GPIO_BASE0+0x4)
#define GPIO0_ODR (GPIO_BASE0+0x18)
#define GPIO0_IR (GPIO_BASE0+0x1C)
#endif /* CONFIG_440GP */
#if defined(CONFIG_440EP) || defined(CONFIG_440GR)
#define GPIO_BASE0 (CFG_PERIPHERAL_BASE+0x00000B00)
#define GPIO_BASE1 (CFG_PERIPHERAL_BASE+0x00000C00)