mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
arm64: zynqmp: Update device tree for pinmux
Added pin control support in device tree for zynqmp. Signed-off-by: Chirag Parekh <chirag.parekh@xilinx.com> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
30
include/dt-bindings/pinctrl/pinctrl-zynqmp.h
Normal file
30
include/dt-bindings/pinctrl/pinctrl-zynqmp.h
Normal file
@@ -0,0 +1,30 @@
|
||||
/*
|
||||
* MIO pin configuration defines for Xilinx ZynqMP
|
||||
*
|
||||
* Copyright (C) 2017 Xilinx, Inc.
|
||||
* Author: Chirag Parekh <chirag.parekh@xilinx.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License
|
||||
* version 2 as published by the Free Software Foundation.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_PINCTRL_ZYNQMP_H
|
||||
#define _DT_BINDINGS_PINCTRL_ZYNQMP_H
|
||||
|
||||
/* Bit value for IO standards */
|
||||
#define IO_STANDARD_LVCMOS33 0
|
||||
#define IO_STANDARD_LVCMOS18 1
|
||||
|
||||
/* Bit values for Slew Rates */
|
||||
#define SLEW_RATE_FAST 0
|
||||
#define SLEW_RATE_SLOW 1
|
||||
|
||||
/* Bit values for Pin inputs */
|
||||
#define PIN_INPUT_TYPE_CMOS 0
|
||||
#define PIN_INPUT_TYPE_SCHMITT 1
|
||||
|
||||
#endif /* _DT_BINDINGS_PINCTRL_ZYNQMP_H */
|
||||
Reference in New Issue
Block a user