mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
video: tegra: parametrize PCLK and DE polarity
Configure pixel clock and data enable polarity according to panel flags. Signed-off-by: Svyatoslav Ryhel <clamor95@gmail.com>
This commit is contained in:
@@ -448,6 +448,9 @@ enum win_color_depth_id {
|
||||
#define LVS_OUTPUT_POLARITY_LOW BIT(28)
|
||||
#define LSC0_OUTPUT_POLARITY_LOW BIT(24)
|
||||
|
||||
/* DC_COM_PIN_OUTPUT_POLARITY3 0x309 */
|
||||
#define LSPI_OUTPUT_POLARITY_LOW BIT(8)
|
||||
|
||||
/* DC_COM_PIN_OUTPUT_SELECT6 0x31a */
|
||||
#define LDC_OUTPUT_SELECT_V_PULSE1 BIT(14) /* 100b */
|
||||
|
||||
|
||||
Reference in New Issue
Block a user