mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
Merge branch 'u-boot-imx/master' into 'u-boot-arm/master'
This commit is contained in:
@@ -20,7 +20,7 @@
|
||||
#include <linux/sizes.h>
|
||||
|
||||
#define CONFIG_MXC_UART_BASE UART2_BASE
|
||||
#define CONFIG_CONSOLE_DEV "ttymxc0"
|
||||
#define CONFIG_CONSOLE_DEV "ttymxc1"
|
||||
#define CONFIG_MMCROOT "/dev/mmcblk1p2"
|
||||
|
||||
#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
|
||||
@@ -293,7 +293,7 @@
|
||||
|
||||
#if defined(CONFIG_ENV_IS_IN_MMC)
|
||||
/* RiOTboard */
|
||||
#define CONFIG_DEFAULT_FDT_FILE "imx6s-riotboard.dtb"
|
||||
#define CONFIG_DEFAULT_FDT_FILE "imx6dl-riotboard.dtb"
|
||||
#define CONFIG_SYS_FSL_USDHC_NUM 3
|
||||
#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
|
||||
#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
|
||||
|
||||
@@ -7,6 +7,17 @@
|
||||
#ifndef __CONFIG_H
|
||||
#define __CONFIG_H
|
||||
|
||||
/* SPL */
|
||||
#define CONFIG_SPL_NAND_SUPPORT
|
||||
#define CONFIG_SPL_MMC_SUPPORT
|
||||
#define CONFIG_SPL_FAT_SUPPORT
|
||||
/*
|
||||
#define CONFIG_SPL_SATA_SUPPORT
|
||||
*/
|
||||
/* Location in NAND to read U-Boot from */
|
||||
#define CONFIG_SYS_NAND_U_BOOT_OFFS (14 * 1024 * 1024)
|
||||
|
||||
#include "imx6_spl.h" /* common IMX6 SPL configuration */
|
||||
#include "mx6_common.h"
|
||||
#define CONFIG_MX6
|
||||
#define CONFIG_DISPLAY_CPUINFO /* display cpu info */
|
||||
|
||||
71
include/configs/imx6_spl.h
Normal file
71
include/configs/imx6_spl.h
Normal file
@@ -0,0 +1,71 @@
|
||||
/*
|
||||
* Copyright (C) 2014 Gateworks Corporation
|
||||
* Author: Tim Harvey <tharvey@gateworks.com>
|
||||
*
|
||||
* SPDX-License-Identifier: GPL-2.0+
|
||||
*/
|
||||
#ifndef __IMX6_SPL_CONFIG_H
|
||||
#define __IMX6_SPL_CONFIG_H
|
||||
|
||||
#ifdef CONFIG_SPL
|
||||
|
||||
#define CONFIG_SPL_FRAMEWORK
|
||||
|
||||
/*
|
||||
* see Figure 8-3 in IMX6DQ/IMX6SDL Reference manuals:
|
||||
* - IMX6SDL OCRAM (IRAM) is from 0x00907000 to 0x0091FFFF
|
||||
* - IMX6DQ has 2x IRAM of IMX6SDL but we intend to support IMX6SDL as well
|
||||
* - BOOT ROM stack is at 0x0091FFB8
|
||||
* - if icache/dcache is enabled (eFuse/strapping controlled) then the
|
||||
* IMX BOOT ROM will setup MMU table at 0x00918000, therefore we need to
|
||||
* fit between 0x00907000 and 0x00918000.
|
||||
* - Additionally the BOOT ROM loads what they consider the firmware image
|
||||
* which consists of a 4K header in front of us that contains the IVT, DCD
|
||||
* and some padding thus 'our' max size is really 0x00908000 - 0x00918000
|
||||
* or 64KB
|
||||
*/
|
||||
#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/omap-common/u-boot-spl.lds"
|
||||
#define CONFIG_SPL_TEXT_BASE 0x00908000
|
||||
#define CONFIG_SPL_MAX_SIZE (64 * 1024)
|
||||
#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/armv7"
|
||||
#define CONFIG_SPL_STACK 0x0091FFB8
|
||||
#define CONFIG_SPL_LIBCOMMON_SUPPORT
|
||||
#define CONFIG_SPL_LIBGENERIC_SUPPORT
|
||||
#define CONFIG_SPL_SERIAL_SUPPORT
|
||||
#define CONFIG_SPL_I2C_SUPPORT
|
||||
#define CONFIG_SPL_GPIO_SUPPORT
|
||||
|
||||
/* NAND support */
|
||||
#if defined(CONFIG_SPL_NAND_SUPPORT)
|
||||
#define CONFIG_SPL_NAND_MXS
|
||||
#define CONFIG_SPL_DMA_SUPPORT
|
||||
#endif
|
||||
|
||||
/* MMC support */
|
||||
#if defined(CONFIG_SPL_MMC_SUPPORT)
|
||||
#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 138 /* offset 69KB */
|
||||
#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 800 /* 400 KB */
|
||||
#define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1
|
||||
#define CONFIG_SYS_MONITOR_LEN (CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS/2*1024)
|
||||
#endif
|
||||
|
||||
/* SATA support */
|
||||
#if defined(CONFIG_SPL_SATA_SUPPORT)
|
||||
#define CONFIG_SPL_SATA_BOOT_DEVICE 0
|
||||
#define CONFIG_SYS_SATA_FAT_BOOT_PARTITION 1
|
||||
#endif
|
||||
|
||||
/* Define the payload for FAT/EXT support */
|
||||
#if defined(CONFIG_SPL_FAT_SUPPORT) || defined(CONFIG_SPL_EXT_SUPPORT)
|
||||
#define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img"
|
||||
#define CONFIG_SPL_LIBDISK_SUPPORT
|
||||
#endif
|
||||
|
||||
#define CONFIG_SPL_BSS_START_ADDR 0x18200000
|
||||
#define CONFIG_SPL_BSS_MAX_SIZE 0x100000 /* 1 MB */
|
||||
#define CONFIG_SYS_SPL_MALLOC_START 0x18300000
|
||||
#define CONFIG_SYS_SPL_MALLOC_SIZE 0x3200000 /* 50 MB */
|
||||
#define CONFIG_SYS_TEXT_BASE 0x17800000
|
||||
#endif
|
||||
|
||||
#endif
|
||||
@@ -9,6 +9,7 @@
|
||||
#define __M53EVK_CONFIG_H__
|
||||
|
||||
#define CONFIG_MX53
|
||||
#define CONFIG_SYS_GENERIC_BOARD
|
||||
#define CONFIG_MXC_GPIO
|
||||
|
||||
#include <asm/arch/imx-regs.h>
|
||||
|
||||
@@ -48,7 +48,11 @@
|
||||
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
||||
|
||||
/* Environment */
|
||||
#ifndef CONFIG_ENV_IS_IN_SPI_FLASH
|
||||
#define CONFIG_ENV_SIZE (16 * 1024)
|
||||
#else
|
||||
#define CONFIG_ENV_SIZE (4 * 1024)
|
||||
#endif
|
||||
#define CONFIG_ENV_OVERWRITE
|
||||
|
||||
/* Environment is in MMC */
|
||||
@@ -70,7 +74,6 @@
|
||||
/* Environemnt is in SPI flash */
|
||||
#if defined(CONFIG_CMD_SF) && defined(CONFIG_ENV_IS_IN_SPI_FLASH)
|
||||
#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
|
||||
#define CONFIG_ENV_SIZE 0x1000 /* 4KB */
|
||||
#define CONFIG_ENV_OFFSET 0x40000 /* 256K */
|
||||
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
|
||||
#define CONFIG_ENV_SECT_SIZE 0x1000
|
||||
|
||||
@@ -17,7 +17,6 @@
|
||||
#ifndef __MX6_COMMON_H
|
||||
#define __MX6_COMMON_H
|
||||
|
||||
#define CONFIG_ARM_ERRATA_742230
|
||||
#define CONFIG_ARM_ERRATA_743622
|
||||
#define CONFIG_ARM_ERRATA_751472
|
||||
#define CONFIG_ARM_ERRATA_794072
|
||||
|
||||
@@ -12,7 +12,11 @@
|
||||
#define CONFIG_MACH_TYPE 3529
|
||||
#define CONFIG_MXC_UART_BASE UART4_BASE
|
||||
#define CONFIG_CONSOLE_DEV "ttymxc3"
|
||||
#if defined CONFIG_MX6Q
|
||||
#define CONFIG_DEFAULT_FDT_FILE "imx6q-sabreauto.dtb"
|
||||
#elif defined CONFIG_MX6DL
|
||||
#define CONFIG_DEFAULT_FDT_FILE "imx6dl-sabreauto.dtb"
|
||||
#endif
|
||||
#define CONFIG_MMCROOT "/dev/mmcblk0p2"
|
||||
#define PHYS_SDRAM_SIZE (2u * 1024 * 1024 * 1024)
|
||||
|
||||
|
||||
@@ -59,4 +59,16 @@
|
||||
#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
|
||||
#endif
|
||||
|
||||
/* I2C Configs */
|
||||
#define CONFIG_CMD_I2C
|
||||
#define CONFIG_SYS_I2C
|
||||
#define CONFIG_SYS_I2C_MXC
|
||||
#define CONFIG_SYS_I2C_SPEED 100000
|
||||
|
||||
/* PMIC */
|
||||
#define CONFIG_POWER
|
||||
#define CONFIG_POWER_I2C
|
||||
#define CONFIG_POWER_PFUZE100
|
||||
#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
|
||||
|
||||
#endif /* __MX6QSABRESD_CONFIG_H */
|
||||
|
||||
@@ -15,7 +15,11 @@ enum {
|
||||
PFUZE100_FABID = 0x04,
|
||||
|
||||
PFUZE100_SW1ABVOL = 0x20,
|
||||
PFUZE100_SW1ABSTBY = 0x21,
|
||||
PUZE_100_SW1ABCONF = 0x24,
|
||||
PFUZE100_SW1CVOL = 0x2e,
|
||||
PFUZE100_SW1CSTBY = 0x2f,
|
||||
PFUZE100_SW1CCONF = 0x32,
|
||||
PFUZE100_SW2VOL = 0x35,
|
||||
PFUZE100_SW3AVOL = 0x3c,
|
||||
PFUZE100_SW3BVOL = 0x43,
|
||||
|
||||
Reference in New Issue
Block a user