Mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-06-13 15:03:58 +03:00
Code Issues Packages Projects Releases Wiki Activity

global: Migrate CONFIG_PL011_CLOCK to CFG

Browse Source 
Perform a simple rename of CONFIG_PL011_CLOCK to CFG_PL011_CLOCK

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini
2022-12-04 10:13:30 -05:00
parent 830fd095a3
commit f410d0ac8a
15 changed files with 19 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/configs/corstone1000.h
View File

@@ -16,7 +16,7 @@
#define V2M_BASE 0x80000000
#define CONFIG_PL011_CLOCK 50000000
#define CFG_PL011_CLOCK 50000000
/* Physical Memory Map */
#define PHYS_SDRAM_1 (V2M_BASE)

2
include/configs/highbank.h
View File

@@ -8,7 +8,7 @@
#define CFG_SYS_BOOTMAPSZ (16 << 20)
#define CONFIG_PL011_CLOCK 150000000
#define CFG_PL011_CLOCK 150000000
/*
* Miscellaneous configurable options

2
include/configs/lx2160a_common.h
View File

@@ -39,7 +39,7 @@
/* Serial Port */
#define CONFIG_PL011_CLOCK (get_bus_freq(0) / 4)
#define CFG_PL011_CLOCK (get_bus_freq(0) / 4)
#define CFG_SYS_SERIAL0 0x21c0000
#define CFG_SYS_SERIAL1 0x21d0000
#define CFG_SYS_SERIAL2 0x21e0000

2
include/configs/mxs.h
View File

@@ -77,7 +77,7 @@
* DUART Serial Driver.
* Conflicts with AUART driver which can be set by board.
*/
#define CONFIG_PL011_CLOCK 24000000
#define CFG_PL011_CLOCK 24000000
#define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
/* Default baudrate can be overridden by board! */

2
include/configs/s5p4418_nanopi2.h
View File

@@ -76,7 +76,7 @@
/*-----------------------------------------------------------------------
* serial console configuration
*/
#define CONFIG_PL011_CLOCK 50000000
#define CFG_PL011_CLOCK 50000000
#define CONFIG_PL01x_PORTS {(void *)PHY_BASEADDR_UART0, \
(void *)PHY_BASEADDR_UART1, \
(void *)PHY_BASEADDR_UART2, \

2
include/configs/synquacer.h
View File

@@ -31,7 +31,7 @@
/* Serial (pl011) */
#define UART_CLK (62500000)
#define CONFIG_PL011_CLOCK UART_CLK
#define CFG_PL011_CLOCK UART_CLK
#define CONFIG_PL01x_PORTS {(void *)(0x2a400000)}
/* Support MTD */

2
include/configs/thunderx_88xx.h
View File

@@ -17,7 +17,7 @@
/* PL011 Serial Configuration */
#define CONFIG_PL011_CLOCK 24000000
#define CFG_PL011_CLOCK 24000000
/* Generic Interrupt Controller Definitions */
#define GICD_BASE (0x801000000000)

2
include/configs/total_compute.h
View File

@@ -14,7 +14,7 @@
#define UART0_BASE 0x7ff80000
/* PL011 Serial Configuration */
#define CONFIG_PL011_CLOCK 7372800
#define CFG_PL011_CLOCK 7372800
/* Miscellaneous configurable options */

4
include/configs/vexpress_aemv8.h
View File

@@ -86,9 +86,9 @@
/* PL011 Serial Configuration */
#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
#define CONFIG_PL011_CLOCK 7372800
#define CFG_PL011_CLOCK 7372800
#else
#define CONFIG_PL011_CLOCK 24000000
#define CFG_PL011_CLOCK 24000000
#endif
/* Physical Memory Map */

2
include/configs/vexpress_common.h
View File

@@ -116,7 +116,7 @@
#define CFG_SYS_TIMER_COUNTER (V2M_TIMER01 + 0x4)
/* PL011 Serial Configuration */
#define CONFIG_PL011_CLOCK 24000000
#define CFG_PL011_CLOCK 24000000
#define CONFIG_PL01x_PORTS {(void *)CFG_SYS_SERIAL0, \
(void *)CFG_SYS_SERIAL1}