mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
Merge branch 'avr32' of git://git.denx.de/u-boot-atmel
This commit is contained in:
@@ -49,6 +49,9 @@
|
||||
#define CONFIG_SYS_CLKDIV_PBA 2
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -73,6 +73,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -73,6 +73,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -73,6 +73,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -73,6 +73,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -70,6 +70,9 @@
|
||||
*/
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -47,6 +47,9 @@
|
||||
#define CONFIG_SYS_CLKDIV_PBA 2
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM and NOR flash */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 2
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
@@ -51,6 +51,9 @@
|
||||
#define CONFIG_SYS_CLKDIV_PBA 2
|
||||
#define CONFIG_SYS_CLKDIV_PBB 1
|
||||
|
||||
/* Reserve VM regions for SDRAM, NOR flash and FRAM */
|
||||
#define CONFIG_SYS_NR_VM_REGIONS 3
|
||||
|
||||
/*
|
||||
* The PLLOPT register controls the PLL like this:
|
||||
* icp = PLLOPT<2>
|
||||
|
||||
Reference in New Issue
Block a user