mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
net: sh_eth: arm: renesas: README: Drop CFG_SH_ETHER_USE_PORT
The CFG_SH_ETHER_USE_PORT configuration option is a remnant from before U-Boot DM existed and SH Ethernet made full use of it, and is no longer used, remove it. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
This commit is contained in:
@@ -21,7 +21,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -14,7 +14,6 @@
|
||||
/* Environment compatibility */
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -20,7 +20,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512u * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -17,7 +17,6 @@
|
||||
#define CFG_SYS_SDRAM_SIZE (10 * 1024 * 1024)
|
||||
|
||||
/* Network interface */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -20,7 +20,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -21,7 +21,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -22,7 +22,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (1024u * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -22,7 +22,6 @@
|
||||
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -26,7 +26,6 @@
|
||||
#define CFG_SCIF_A
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x1
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
@@ -15,7 +15,6 @@
|
||||
/* Environment compatibility */
|
||||
|
||||
/* SH Ether */
|
||||
#define CFG_SH_ETHER_USE_PORT 0
|
||||
#define CFG_SH_ETHER_PHY_ADDR 0x0
|
||||
#define CFG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RGMII_ID
|
||||
#define CFG_SH_ETHER_CACHE_WRITEBACK
|
||||
|
||||
Reference in New Issue
Block a user