Files
u-boot/drivers
Hoegeun Kwon 422fc299df clk: starfive: pll: Fix to use postdiv1_mask
There is a problem that the rates of PLL0 and PLL1 are set incorrectly
because the postdiv1_mask value is incorrectly entered when setting
the pll clk reg. Modify postdiv1's mask value to be put correctly.

Signed-off-by: Hoegeun Kwon <hoegeun.kwon@samsung.com>
Reviewed-by: Minkyu Kang <mk7.kang@samsung.com>
2023-07-06 17:28:08 +08:00
..
2023-05-21 16:54:41 +02:00
2023-02-10 07:41:39 -05:00
2023-05-02 14:23:58 -04:00
2023-06-12 14:55:33 -04:00
2023-06-19 14:34:16 -04:00
2023-03-02 17:45:58 -05:00
2023-07-05 11:28:55 -04:00
2023-06-19 17:19:44 -04:00
2023-06-19 17:19:44 -04:00
2023-07-05 11:28:55 -04:00
2023-01-20 12:27:24 -05:00
2023-04-21 15:16:01 +08:00
2023-04-01 10:11:50 +02:00
2023-07-05 11:28:55 -04:00
2023-04-26 08:43:04 -04:00
2023-04-25 15:31:28 -04:00
2023-05-02 14:23:34 -04:00
2023-06-19 17:19:44 -04:00