Andre Przywara 429033659d
marvell: comphy_a3700: fix bitmask ...
Obviously the mask for the rx and tx select field cannot be right,
as it would overlap in one and exceed the 32-bit register in the other
case. From looking at the neighbouring bits it looks like the mask
should be really 4 bits wide instead of 8.
Pointed out by a GCC 6.2 (default) warning.
Signed-off-by: Andre Przywara <andre.przywara@arm.com >
Reviewed-by: Stefan Roese <sr@denx.de >
Reviewed-by: Stefan Roese <sr@denx.de >
2016-12-04 13:55:02 -05:00
2015-11-02 10:38:00 +09:00
2016-10-11 11:55:33 +08:00
2016-12-02 20:53:19 -07:00
2016-11-28 15:10:34 -05:00
2016-11-25 17:59:31 -07:00
2016-12-02 21:03:31 -07:00
2016-10-19 09:01:51 +02:00
2016-11-23 23:42:04 -08:00
2016-11-23 23:42:05 -08:00
2015-08-12 20:47:44 -04:00
2016-11-03 11:55:25 +01:00
2016-09-23 17:55:42 -04:00
2016-09-23 17:55:42 -04:00
2016-11-28 20:09:45 -05:00
2016-01-27 15:32:05 +01:00
2016-10-30 11:38:04 +01:00
2016-11-23 23:42:05 -08:00
2015-09-02 21:28:22 -06:00
2016-10-13 13:54:10 -06:00
2016-04-18 17:11:43 -04:00
2016-12-02 21:04:48 -07:00
2016-12-04 13:54:51 -05:00
2016-12-04 13:55:01 -05:00
2016-12-04 13:55:01 -05:00
2016-07-27 14:15:54 -06:00
2016-12-02 21:32:43 -05:00
2016-12-04 13:55:02 -05:00
2016-10-24 08:04:42 -04:00
2016-12-04 13:54:51 -05:00
2016-11-29 16:34:27 +01:00
2016-11-23 23:42:10 -08:00
2015-08-18 13:46:02 -04:00
2016-03-14 19:18:37 -04:00
2016-10-13 13:54:10 -06:00
2016-12-02 21:03:31 -07:00
2016-12-04 13:55:00 -05:00
2016-02-06 12:00:59 +01:00
2015-08-18 13:46:05 -04:00
2016-12-03 13:21:11 -05:00
2016-08-12 16:00:50 -04:00
2016-08-15 18:46:40 -04:00
2016-10-26 16:53:16 +02:00
2016-03-14 19:21:44 -04:00
2016-12-02 10:37:47 -07:00
2016-12-03 19:43:51 -05:00
2016-11-28 20:15:20 -05:00
2016-10-04 12:01:14 +02:00
2016-09-27 17:29:53 +02:00
2016-11-28 19:49:49 -05:00
429033659d