Files
u-boot/drivers
Dario Binacchi 767ca6d682 clk: stm32f: fix setting of LCD clock
Set pllsaidivr only if the PLLSAIR output frequency is an exact multiple
of the pixel clock rate. Otherwise, we search through all combinations
of pllsaidivr * pllsair and use the one which gives the rate closest to
requested one.

Fixes: 5e993508cb ("clk: clk_stm32f: Add set_rate for LTDC clock")
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
Reviewed-by: Patrice Chotard <patrice.chotard@foss.st.com>
2023-12-15 15:03:18 +01:00
..
2023-11-20 09:19:50 -05:00
2023-12-15 15:03:18 +01:00
2023-05-02 14:23:58 -04:00
2023-10-11 10:35:24 -04:00
2023-12-13 11:35:16 -05:00
2023-11-20 09:19:50 -05:00
2023-12-13 08:58:06 +01:00
2023-11-07 14:50:51 -05:00
2023-11-02 17:45:53 +08:00
2023-11-20 09:19:50 -05:00
2023-12-04 21:39:57 -05:00
2023-12-04 21:39:57 -05:00
2023-11-20 09:19:50 -05:00