Mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-06-13 15:03:58 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
46ef4e82200fcfdf156fc2374ffd3c8aa19dee79
u-boot/arch/riscv/lib
History
Heinrich Schuchardt 36756308a2 riscv: semihosting: correct alignment 
Commit 7400d34ba9 ("riscv: semihosting: replace inline assembly with
assembly file") reduced the alignment of function smh_trap().

As described in the "RISC-V Semihosting" specification [1] the ssli,
ebreak, and srai statements must all reside in the same memory page.

[1] RISC-V Semihosting, Version 0.4, 12th June 2024
    https://github.com/riscv-non-isa/riscv-semihosting

Fixes: 7400d34ba9 ("riscv: semihosting: replace inline assembly with assembly file")
Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2024-07-22 11:15:11 +08:00
..
aclint_ipi.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
andes_plicsw.c
riscv: andes: Fix enable register settings of PLICSW
2023-12-06 16:05:39 +08:00
asm-offsets.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
bdinfo.c
riscv: add RISC-V fields to bdinfo command
2024-07-22 11:15:11 +08:00
boot.c
Restore patch series "arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"
2024-05-20 13:35:03 -06:00
bootm.c
bootm: Adjust arguments of boot_os_fn
2023-12-21 16:07:52 -05:00
cache.c
riscv: Weakly define invalidate_icache_range()
2023-11-02 15:15:54 +08:00
crt0_riscv_efi.S
efi_loader: set IMAGE_DLLCHARACTERISTICS_NX_COMPAT
2024-02-28 14:37:46 +01:00
elf_riscv32_efi.lds
riscv: separate .data and .text sections of EFI binaries
2024-01-29 11:30:10 +01:00
elf_riscv64_efi.lds
riscv: separate .data and .text sections of EFI binaries
2024-01-29 11:30:10 +01:00
fdt_fixup.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
image.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
interrupts.c
riscv: simplify backtrace report
2024-05-14 18:40:22 +08:00
Makefile
riscv: add RISC-V fields to bdinfo command
2024-07-22 11:15:11 +08:00
memcpy.S
riscv: memcpy: check src and dst before copy
2023-02-01 16:17:45 +08:00
memmove.S
riscv: Fix memmove and optimise memcpy when misalign
2021-05-17 16:47:33 +08:00
memset.S
riscv: assembler versions of memcpy, memmove, memset
2021-04-08 15:37:29 +08:00
reloc_riscv_efi.c
riscv: Remove unused _relocate arguments
2018-07-19 16:31:37 -04:00
reset.c
riscv: Add a reset_cpu() function
2023-12-21 16:07:52 -05:00
sbi_ipi.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
sbi.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
semihosting.S
riscv: semihosting: correct alignment
2024-07-22 11:15:11 +08:00
setjmp.S
riscv: simplify longjmp
2021-04-08 15:37:29 +08:00
sifive_cache.c
riscv: cache: support cache enable in SPL stage
2023-12-27 17:28:57 +08:00
smp.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
spl.c
riscv: Remove common.h usage
2023-10-24 16:34:45 -04:00
strcmp_zbb.S
riscv: Add Zbb support for building U-Boot
2023-10-19 17:29:50 +08:00
strlen_zbb.S
riscv: Add Zbb support for building U-Boot
2023-10-19 17:29:50 +08:00
strncmp_zbb.S
riscv: Add Zbb support for building U-Boot
2023-10-19 17:29:50 +08:00