mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-02 09:46:37 +03:00
5d401bfbdf
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git - Remove netc_timerX nodes from arch/arm/dts/imx943-u-boot.dtsi as they are now upstream - Move dts/upstream/include/dt-bindings/reset/bcm6318-reset.h to include/dt-bindings/reset/bcm6318-reset.h as upstream has removed this file as unused (but we use it). Signed-off-by: Tom Rini <trini@konsulko.com>
46 lines
946 B
YAML
46 lines
946 B
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/mediatek,mt7622-pciesys.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: MediaTek PCIESYS clock and reset controller
|
|
|
|
description:
|
|
The MediaTek PCIESYS controller provides various clocks to the system.
|
|
|
|
maintainers:
|
|
- Matthias Brugger <matthias.bgg@gmail.com>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- mediatek,mt7622-pciesys
|
|
- mediatek,mt7629-pciesys
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#clock-cells":
|
|
const: 1
|
|
description: The available clocks are defined in dt-bindings/clock/mt*-clk.h
|
|
|
|
"#reset-cells":
|
|
const: 1
|
|
|
|
required:
|
|
- reg
|
|
- "#clock-cells"
|
|
- "#reset-cells"
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clock-controller@1a100800 {
|
|
compatible = "mediatek,mt7622-pciesys";
|
|
reg = <0x1a100800 0x1000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|