Files
u-boot/drivers
Ashok Reddy Soma 7a480fd995 clk: zynqmp: Add set_rate support for gem rx and tsu clks
gem0_rx till gem3_rx  and gem_tsu are missing from set rate function.
Add them, so that they can be set from pmu firmware via clock framework.

Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@amd.com>
Link: https://lore.kernel.org/r/20230719084912.30209-1-ashok.reddy.soma@amd.com
Signed-off-by: Michal Simek <michal.simek@amd.com>
2023-07-21 09:00:39 +02:00
..
2023-07-13 11:29:40 +02:00
2023-05-21 16:54:41 +02:00
2023-02-10 07:41:39 -05:00
2023-05-02 14:23:58 -04:00
2023-06-12 14:55:33 -04:00
2023-03-02 17:45:58 -05:00
2023-07-05 11:28:55 -04:00
2023-07-13 11:29:40 +02:00
2023-01-20 12:27:24 -05:00
2023-04-21 15:16:01 +08:00
2023-04-26 08:43:04 -04:00
2023-04-25 15:31:28 -04:00