Files
u-boot/arch/arm/include/asm
Alim Akhtar 061091098a DMC: Exynos5: Enable update mode for DREX controller
As per Exynos5800 UM ver 0.00 section 17.13.2.1
CONCONTROL register bit 3 [update_mode], Exynos5800 does not
support the PHY initiated update. And it is recommanded to
set this field to 1'b1 during initialization. This patch sets this bit.
Applying MC-initiated mode makes DDL tracking ON, that helps in
compensate MIF voltage variation.

Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com>
Signed-off-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Akshay Saraswat <akshay.s@samsung.com>
Acked-by: Simon Glass <sjg@chromium.org>
Tested-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
2014-11-17 19:03:38 +09:00
..
2014-10-31 00:38:15 +01:00
2014-08-20 12:19:20 +02:00
2014-10-25 07:27:37 -04:00
2014-08-01 19:24:34 +03:00
2014-08-19 08:48:18 +02:00
2014-07-03 08:40:48 +02:00
2014-07-28 17:19:52 +02:00
2014-07-04 19:57:22 +02:00
2014-08-09 11:17:03 -04:00
2014-04-08 00:15:12 +02:00
2012-05-15 08:31:26 +02:00
2014-02-11 11:24:12 +01:00
2014-01-09 16:08:44 +01:00
2014-01-09 16:08:44 +01:00