mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-02 09:46:37 +03:00
8c212d6e2e
The U_BOOT_DRIVER macro creates a list of drivers used at link time, and all entries here must be unique. This in turn means that all entries in the code should also be unique in order to not lead to build failures later with unexpected build combinations. Typically, the problem we have here is when a driver is obviously based on another driver and didn't update this particular field and so while the name field reflects something unique the linker entry itself is not. In a few places this provides a more suitable string name as well, however. Reviewed-by: Marek Vasut <marek.vasut+usb@mailbox.org> Reviewed-by: Svyatoslav Ryhel <clamor95@gmail.com> # Tegra Reviewed-by: Peter Robinson <pbrobinson@gmail.com> Reviewed-by: Heiko Schocher <hs@nabladev.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Rini <trini@konsulko.com>
56 lines
1.5 KiB
C
56 lines
1.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-or-later OR BSD-3-Clause
|
|
/*
|
|
* Copyright (C) 2017, STMicroelectronics - All Rights Reserved
|
|
* Author(s): Patrice Chotard, <patrice.chotard@foss.st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#include <dm.h>
|
|
#include "stm32-reset-core.h"
|
|
|
|
/* Reset clear offset for STM32MP RCC */
|
|
#define RCC_CLR_OFFSET 0x4
|
|
|
|
/* Offset of register without set/clear management */
|
|
#define RCC_MP_GCR_OFFSET 0x10C
|
|
|
|
/* Timeout for deassert */
|
|
#define STM32_DEASSERT_TIMEOUT_US 10000
|
|
|
|
static const struct stm32_reset_cfg *stm32_get_reset_line(struct reset_ctl *reset_ctl)
|
|
{
|
|
struct stm32_reset_priv *priv = dev_get_priv(reset_ctl->dev);
|
|
struct stm32_reset_cfg *ptr_line = &priv->reset_line;
|
|
int bank = (reset_ctl->id / (sizeof(u32) * BITS_PER_BYTE)) * 4;
|
|
int offset = reset_ctl->id % (sizeof(u32) * BITS_PER_BYTE);
|
|
|
|
ptr_line->offset = bank;
|
|
ptr_line->bit_idx = offset;
|
|
ptr_line->set_clr = true;
|
|
|
|
if (ptr_line->offset == RCC_MP_GCR_OFFSET) {
|
|
ptr_line->set_clr = false;
|
|
ptr_line->inverted = true;
|
|
}
|
|
|
|
return ptr_line;
|
|
}
|
|
|
|
static const struct stm32_reset_data stm32mp1_reset_data = {
|
|
.get_reset_line = stm32_get_reset_line,
|
|
.clear_offset = RCC_CLR_OFFSET,
|
|
.reset_us = STM32_DEASSERT_TIMEOUT_US,
|
|
};
|
|
|
|
static int stm32_reset_probe(struct udevice *dev)
|
|
{
|
|
return stm32_reset_core_probe(dev, &stm32mp1_reset_data);
|
|
}
|
|
|
|
U_BOOT_DRIVER(stm32mp1_rcc_reset) = {
|
|
.name = "stm32mp1_reset",
|
|
.id = UCLASS_RESET,
|
|
.probe = stm32_reset_probe,
|
|
.priv_auto = sizeof(struct stm32_reset_priv),
|
|
.ops = &stm32_reset_ops,
|
|
};
|