Files
u-boot/configs
Chia-Wei Wang 9efcb10a09 riscv: Add AST2700 SoC initial platform support
AST2700 SoCs integrates a Ibex 32-bits RISC-V core as the boot MCU
for the first stage bootloader execution, namely SPL.

This patch implements the preliminary base to successfully run SPL
on this RV32-based MCU to the console banner message.

Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
2024-09-11 20:35:03 +08:00
..
2023-10-22 23:40:56 +01:00
2024-08-19 16:09:06 +09:00
2024-07-01 15:00:56 -06:00
2024-08-13 06:09:05 +02:00
2024-08-13 06:09:05 +02:00
2024-08-13 06:09:05 +02:00
2024-08-13 06:09:05 +02:00
2024-08-13 06:10:28 +02:00
2024-08-13 06:10:28 +02:00
2023-10-22 23:40:56 +01:00
2024-08-09 06:26:16 +02:00
2024-08-02 15:05:44 -03:00
2023-10-22 23:40:56 +01:00