Files
u-boot/include
Venkatesh Yadav Abbarapu 5b8d6dcf7c ufs: amd-versal2: Use raw read/write for SLCR/CACHE registers
Update the firmware driver UFS APIs zynqmp_pm_ufs_* to directly
read/write to the pmc_iou_slcr and efuse_cache registers. Replace
these raw reads/writes with the xilinx_pm_request() API with the
correct arguments once the PM related changes are done.

Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@amd.com>
Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/ee2d1ad2e07e96f1948ab6ffe8f3c50a3b8f9be9.1742462001.git.michal.simek@amd.com
2025-04-16 13:42:06 +02:00
..
2025-02-11 20:12:36 -06:00
2025-04-03 11:43:22 -06:00
2025-03-24 08:51:34 -03:00
2025-04-02 20:00:59 -06:00
2025-03-07 11:50:22 -06:00
2025-04-02 20:00:59 -06:00
2025-03-10 07:41:16 +01:00
2025-04-03 11:41:54 -06:00
2025-04-03 16:54:49 -06:00
2025-03-11 23:06:18 +01:00
2025-04-08 11:43:23 -06:00
2025-03-19 03:38:51 +01:00
2025-04-10 22:32:55 -03:00
2025-04-10 20:55:53 -06:00
2025-03-10 07:41:16 +01:00
2025-02-28 08:41:54 -06:00