Files
u-boot/drivers/clk
Ashok Reddy Soma 2a907542c7 clk: zynqmp: Add gem rx and tsu clocks to return register
Add gem_tsu and gem0_rx till gem3_rx to return proper register from
zynqmp_clk_get_register. Otherwise firmware won't be able to set clock
for these due to incorrect register address.

Signed-off-by: Ashok Reddy Soma <ashok.reddy.soma@amd.com>
Link: https://lore.kernel.org/r/20230720072859.3724-1-ashok.reddy.soma@amd.com
Signed-off-by: Michal Simek <michal.simek@amd.com>
2023-07-21 09:00:39 +02:00
..
2023-03-06 17:03:56 -05:00
2021-01-30 14:25:41 -07:00
2022-01-18 12:48:17 -05:00
2023-05-13 04:01:30 +02:00
2023-02-09 16:32:25 -05:00
2022-03-30 13:02:55 -04:00
2022-02-25 01:41:04 -05:00
2023-02-10 07:41:40 -05:00