Zhihuan He
43f2abf7bc
rk3036: ddr: ddr init code update to v1.10
form commit:
25df035 rk3036: ddr: update to 20240801 fwver v1.10
update feature:
e4dcdd3 rk3036: ddr: fix ddr2 wr odt latency err
8defd12 rk3036: ddr: fix bw 16 detect err
ccdeab7 rk3036: ddr: add support x8 bw
c8250c7 rk3036: ddr: add PLL power down and up
Change-Id: I8e130a75dfda023beb1be6add001fb1c341ed5ce
Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
2024-08-05 09:46:20 +08:00
..
2024-07-09 10:09:38 +08:00
2024-07-09 10:09:38 +08:00
2023-08-14 16:50:35 +08:00
2023-08-14 16:50:35 +08:00
2023-08-14 17:01:24 +08:00
2023-08-14 17:01:24 +08:00
2024-04-16 15:05:55 +08:00
2024-04-16 15:05:55 +08:00
2023-02-16 03:31:46 +00:00
2023-02-16 03:31:46 +00:00
2024-08-05 09:46:20 +08:00
2024-08-05 09:46:20 +08:00
2023-08-14 16:54:50 +08:00
2023-08-14 16:54:50 +08:00
2023-08-14 16:52:39 +08:00
2023-08-14 16:52:39 +08:00
2024-05-28 14:30:10 +08:00
2024-05-28 14:30:10 +08:00
2024-04-16 15:05:55 +08:00
2024-04-16 15:05:55 +08:00
2024-07-09 10:09:10 +08:00
2024-07-09 10:09:10 +08:00
2024-07-09 10:10:05 +08:00
2024-07-09 10:10:05 +08:00
2023-08-14 17:01:34 +08:00
2023-08-14 17:01:34 +08:00
2024-04-16 14:28:32 +08:00
2024-04-16 14:28:32 +08:00
2024-04-16 14:29:21 +08:00
2024-04-16 14:29:21 +08:00
2024-08-01 10:37:25 +08:00
2024-08-01 10:37:25 +08:00
2024-07-29 20:59:57 +08:00
2024-07-29 20:59:57 +08:00
2024-07-09 10:10:30 +08:00
2024-07-09 10:10:30 +08:00
2024-06-28 15:12:47 +08:00
2024-06-28 15:12:47 +08:00
2024-07-09 10:07:56 +08:00
2024-07-09 10:07:56 +08:00
2024-07-30 10:58:23 +08:00
2024-07-30 10:58:23 +08:00
2024-04-30 16:34:51 +08:00
2024-04-30 16:34:51 +08:00
2023-08-29 09:49:12 +08:00
2023-08-29 09:49:12 +08:00
2024-07-29 21:16:23 +08:00
2024-07-29 21:16:23 +08:00
2024-04-16 15:05:55 +08:00
2024-04-16 15:05:55 +08:00
2023-12-26 17:48:45 +08:00
2023-12-26 17:48:45 +08:00
2024-04-16 15:05:55 +08:00
2024-04-16 15:05:55 +08:00