Zhihuan He
61923c8335
rk3326: bl31: update version to v1.27
Build from ATF commit:
96550638e plat: px30-s: dram: phy io ctrl save and resume
Update feature:
96550638e plat: px30-s: dram: phy io ctrl save and resume
16b51a9f9 plat: px30-s: dram: fix ck/ckb to low before deepsleep
90c6c51f7 plat: rockchip: rk3588: Set gpll source clock div to 0
c5157a42e plat: px30-s: Restore DDR PHY dfi low power function
0de2c3db8 plat: px30: sleep: enter ddr sref by software
16fda9dd6 plat: px30s: suspend: add ddr resume support
91188bd6f plat: px30: suspend: support ddr resume
Signed-off-by: Zhihuan He <huan.he@rock-chips.com>
Change-Id: I5cc4bf115cc194a6c6c21ea452031d0898fe1b97
2022-03-03 15:58:34 +08:00
..
2021-09-10 15:00:57 +08:00
2021-10-08 14:32:24 +08:00
2021-09-06 16:14:04 +08:00
2021-08-18 17:08:47 +08:00
2022-03-03 15:58:34 +08:00
2022-02-25 17:06:18 +08:00
2022-03-02 14:44:46 +08:00