b3ed3c9d8cea89d5b30572faebb9c40725e89fc9
ddr: 1. add ddr change freq function ddr: 2. optimizing ddr3 timing trfc and tzqcsi, lpddr2 timing trcd and trp. Change-Id: Ifa0fc4f14fffe487a45eade8ed9f294988167bad Signed-off-by: Tang Yun ping <typ@rock-chips.com>
Languages
Python
74.2%
Shell
25.8%