mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
arch: layerscape: Add SFP binding
This adds an SFP binding for the processors it is present on. I have only tested this for the LS1046A. Signed-off-by: Sean Anderson <sean.anderson@seco.com>
This commit is contained in:
@@ -34,6 +34,13 @@
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
sfp: efuse@1e80000 {
|
||||
compatible = "fsl,ls1021a-sfp";
|
||||
reg = <0x0 0x1e80000 0x0 0x1000>;
|
||||
clocks = <&clockgen 4 3>;
|
||||
clock-names = "sfp";
|
||||
};
|
||||
|
||||
clockgen: clocking@1ee1000 {
|
||||
compatible = "fsl,ls1012a-clockgen";
|
||||
reg = <0x0 0x1ee1000 0x0 0x1000>;
|
||||
|
||||
@@ -38,6 +38,13 @@
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
sfp: efuse@1e80000 {
|
||||
compatible = "fsl,ls1021a-sfp";
|
||||
reg = <0x0 0x1e80000 0x0 0x1000>;
|
||||
clocks = <&clockgen 4 3>;
|
||||
clock-names = "sfp";
|
||||
};
|
||||
|
||||
clockgen: clocking@1ee1000 {
|
||||
compatible = "fsl,ls1043a-clockgen";
|
||||
reg = <0x0 0x1ee1000 0x0 0x1000>;
|
||||
|
||||
@@ -38,6 +38,13 @@
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
sfp: efuse@1e80000 {
|
||||
compatible = "fsl,ls1021a-sfp";
|
||||
reg = <0x0 0x1e80000 0x0 0x1000>;
|
||||
clocks = <&clockgen 4 3>;
|
||||
clock-names = "sfp";
|
||||
};
|
||||
|
||||
clockgen: clocking@1ee1000 {
|
||||
compatible = "fsl,ls1046a-clockgen";
|
||||
reg = <0x0 0x1ee1000 0x0 0x1000>;
|
||||
|
||||
@@ -89,6 +89,13 @@
|
||||
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
|
||||
};
|
||||
|
||||
sfp: efuse@1e80000 {
|
||||
compatible = "fsl,ls1021a-sfp";
|
||||
reg = <0x0 0x1e80000 0x0 0x10000>;
|
||||
clocks = <&clockgen 4 3>;
|
||||
clock-names = "sfp";
|
||||
};
|
||||
|
||||
dcfg: dcfg@1ee0000 {
|
||||
compatible = "fsl,ls1021a-dcfg", "syscon";
|
||||
reg = <0x1ee0000 0x10000>;
|
||||
|
||||
Reference in New Issue
Block a user