mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
serial: Setup default base and frequency for Versal platforms
Add useful default debug uart values for all Versal platforms to simplify
and speed up debug uart enabling.
The similar change has been done for Zynq/ZynqMP by commit ad55d99e3c
("serial: Setup serial base and freq for zynq/zynqmp").
Signed-off-by: Michal Simek <michal.simek@amd.com>
Link: https://lore.kernel.org/r/86edf3dbb6de16337aac36f5121f306f83149fc0.1741868624.git.michal.simek@amd.com
This commit is contained in:
@@ -519,6 +519,8 @@ config DEBUG_UART_BASE
|
||||
default 0x0 if DEBUG_UART_SANDBOX
|
||||
default 0xff000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQMP
|
||||
default 0xe0000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQ
|
||||
default 0xff000000 if DEBUG_UART_PL011 && ARCH_VERSAL
|
||||
default 0xf1920000 if DEBUG_UART_PL011 && (ARCH_VERSAL_NET || ARCH_VERSAL2)
|
||||
help
|
||||
This is the base address of your UART for memory-mapped UARTs.
|
||||
|
||||
@@ -554,6 +556,7 @@ config DEBUG_UART_CLOCK
|
||||
default 0 if DEBUG_MVEBU_A3700_UART
|
||||
default 100000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQMP
|
||||
default 50000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQ
|
||||
default 100000000 if DEBUG_UART_PL011 && (ARCH_VERSAL || ARCH_VERSAL_NET || ARCH_VERSAL2)
|
||||
help
|
||||
The UART input clock determines the speed of the internal UART
|
||||
circuitry. The baud rate is derived from this by dividing the input
|
||||
|
||||
Reference in New Issue
Block a user