mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-13 15:03:58 +03:00
Merge branch 'master' of git://source.denx.de/u-boot-usb
This commit is contained in:
@@ -40,6 +40,7 @@ config USB_MUSB_DA8XX
|
||||
config USB_MUSB_TI
|
||||
bool "Enable TI OTG USB controller"
|
||||
depends on AM33XX
|
||||
select MISC if OF_CONTROL
|
||||
select USB_MUSB_DSPS
|
||||
help
|
||||
Say y here to enable support for the dual role high
|
||||
|
||||
@@ -1954,7 +1954,7 @@ musb_init_controller(struct musb_hdrc_platform_data *plat, struct device *dev,
|
||||
|
||||
/* The musb_platform_init() call:
|
||||
* - adjusts musb->mregs and musb->isr if needed,
|
||||
* - may initialize an integrated tranceiver
|
||||
* - may initialize an integrated transceiver
|
||||
* - initializes musb->xceiv, usually by otg_get_phy()
|
||||
* - stops powering VBUS
|
||||
*
|
||||
|
||||
@@ -728,7 +728,7 @@ static void rxstate(struct musb *musb, struct musb_request *req)
|
||||
* mode 0 only. So we do not get endpoint interrupts due to DMA
|
||||
* completion. We only get interrupts from DMA controller.
|
||||
*
|
||||
* We could operate in DMA mode 1 if we knew the size of the tranfer
|
||||
* We could operate in DMA mode 1 if we knew the size of the transfer
|
||||
* in advance. For mass storage class, request->length = what the host
|
||||
* sends, so that'd work. But for pretty much everything else,
|
||||
* request->length is routinely more than what the host sends. For
|
||||
@@ -1422,7 +1422,7 @@ done:
|
||||
}
|
||||
|
||||
/*
|
||||
* Set or clear the halt bit of an endpoint. A halted enpoint won't tx/rx any
|
||||
* Set or clear the halt bit of an endpoint. A halted endpoint won't tx/rx any
|
||||
* data but will queue requests.
|
||||
*
|
||||
* exported to ep0 code
|
||||
|
||||
@@ -1862,7 +1862,7 @@ static int musb_schedule(
|
||||
head = &musb->out_bulk;
|
||||
|
||||
/* Enable bulk RX NAK timeout scheme when bulk requests are
|
||||
* multiplexed. This scheme doen't work in high speed to full
|
||||
* multiplexed. This scheme doesn't work in high speed to full
|
||||
* speed scenario as NAK interrupts are not coming from a
|
||||
* full speed device connected to a high speed device.
|
||||
* NAK timeout interval is 8 (128 uframe or 16ms) for HS and
|
||||
|
||||
Reference in New Issue
Block a user