Mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-06-13 15:03:58 +03:00
Code Issues Packages Projects Releases Wiki Activity

clk: mediatek: mt7988: rename TOP_DA_SELM_XTAL_SEL to TOP_DA_SEL

Browse Source 
Upstream kernel linux clock include use TOP_DA_SEL instead of
TOP_DA_SELM_XTAL_SEL.
Rename this clock to the upstream kernel in preparation for support of
OF_UPSTREAM.

Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
This commit is contained in:
Christian Marangi
2024-08-03 10:32:51 +02:00
committed by Tom Rini
parent b76b75bfc6
commit e7ecdd5a46
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/clk/mediatek/clk-mt7988.c
View File

@@ -396,7 +396,7 @@ static const struct mtk_composite topckgen_mtk_muxes[] = {
da_xtp_glb_p0_parents, 0xf0, 0xf4, 0xf8, 8, 1, 15, 0x1c4, 30),
TOP_MUX(CK_TOP_CKM_SEL, "ckm_sel", sspxtp_parents, 0xf0, 0xf4, 0xf8, 16,
1, 23, 0x1c8, 0),
TOP_MUX(CK_TOP_DA_SELM_XTAL_SEL, "da_selm_xtal_sel", sspxtp_parents,
TOP_MUX(CK_TOP_DA_SEL, "da_sel", sspxtp_parents,
0xf0, 0xf4, 0xf8, 24, 1, 31, 0x1c8, 1),
TOP_MUX(CK_TOP_PEXTP_SEL, "pextp_sel", sspxtp_parents, 0x100, 0x104,
0x108, 0, 1, 7, 0x1c8, 2),

2
include/dt-bindings/clock/mt7988-clk.h
View File

@@ -299,7 +299,7 @@
#define CK_TOP_DA_XTP_GLB_P2_SEL 125 /* Linux CLK ID (60) */
#define CK_TOP_DA_XTP_GLB_P3_SEL 126 /* Linux CLK ID (61) */
#define CK_TOP_CKM_SEL 127 /* Linux CLK ID (62) */
#define CK_TOP_DA_SELM_XTAL_SEL 128 /* Linux CLK ID (63) */
#define CK_TOP_DA_SEL 128 /* Linux CLK ID (63) */
#define CK_TOP_PEXTP_SEL 129 /* Linux CLK ID (64) */
#define CK_TOP_TOPS_P2_26M_SEL 130 /* Linux CLK ID (65) */
#define CK_TOP_MCUSYS_BACKUP_625M_SEL 131 /* Linux CLK ID (66) */