Mirrors/u-boot
1
0
Fork 0
mirror of https://source.denx.de/u-boot/u-boot.git synced 2026-06-13 15:03:58 +03:00
Code Issues Packages Projects Releases Wiki Activity

clk: Tighten some clock driver dependencies

Browse Source 
A few clock drivers cannot build without access to some platform
specific header files. Express those requirements in Kconfig as well.

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini
2025-07-17 19:14:18 -06:00
parent b901d8f15c
commit f30b6d12da
4 changed files with 6 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/clk/Kconfig
View File

@@ -131,7 +131,7 @@ config CLK_BOSTON
config CLK_CDCE9XX
bool "Enable CDCD9XX clock driver"
depends on CLK
depends on CLK && ARCH_OMAP2PLUS
help
Enable the clock synthesizer driver for CDCE913/925/937/949
series of chips.
@@ -169,7 +169,7 @@ config CLK_K210_SET_RATE
config CLK_MPC83XX
bool "Enable MPC83xx clock driver"
depends on CLK
depends on CLK && MPC83xx
help
Support for the clock driver of the MPC83xx series of SoCs.

2
drivers/clk/at91/Kconfig
View File

@@ -1,6 +1,6 @@
config CLK_AT91
bool "AT91 clock drivers"
depends on CLK
depends on CLK && ARCH_AT91
select MISC
help
This option is used to enable the AT91 clock driver.

2
drivers/clk/sifive/Kconfig
View File

@@ -2,7 +2,7 @@
config CLK_SIFIVE
bool "SiFive SoC driver support"
depends on CLK
depends on CLK && RISCV
help
SoC drivers for SiFive Linux-capable SoCs.

4
drivers/clk/ti/Kconfig
View File

@@ -5,14 +5,14 @@
config CLK_TI_AM3_DPLL
bool "TI AM33XX Digital Phase-Locked Loop (DPLL) clock drivers"
depends on CLK && OF_CONTROL
depends on CLK && OF_CONTROL && ARCH_OMAP2PLUS
help
This enables the DPLL clock drivers support on AM33XX SoCs. The DPLL
provides all interface clocks and functional clocks to the processor.
config CLK_TI_CTRL
bool "TI OMAP4 clock controller"
depends on CLK && OF_CONTROL
depends on CLK && OF_CONTROL && ARCH_OMAP2PLUS
help
This enables the clock controller driver support on TI's SoCs.