mirror of
https://source.denx.de/u-boot/u-boot.git
synced 2026-06-02 09:46:37 +03:00
5d401bfbdf
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git - Remove netc_timerX nodes from arch/arm/dts/imx943-u-boot.dtsi as they are now upstream - Move dts/upstream/include/dt-bindings/reset/bcm6318-reset.h to include/dt-bindings/reset/bcm6318-reset.h as upstream has removed this file as unused (but we use it). Signed-off-by: Tom Rini <trini@konsulko.com>
104 lines
3.0 KiB
YAML
104 lines
3.0 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm Display Clock & Reset Controller for SM8550
|
|
|
|
maintainers:
|
|
- Bjorn Andersson <andersson@kernel.org>
|
|
- Neil Armstrong <neil.armstrong@linaro.org>
|
|
|
|
description: |
|
|
Qualcomm display clock control module provides the clocks, resets and power
|
|
domains on SM8550, SM8650, SM8750 and few other platforms.
|
|
|
|
See also:
|
|
- include/dt-bindings/clock/qcom,kaanapali-dispcc.h
|
|
- include/dt-bindings/clock/qcom,sm8550-dispcc.h
|
|
- include/dt-bindings/clock/qcom,sm8650-dispcc.h
|
|
- include/dt-bindings/clock/qcom,sm8750-dispcc.h
|
|
- include/dt-bindings/clock/qcom,x1e80100-dispcc.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,kaanapali-dispcc
|
|
- qcom,sar2130p-dispcc
|
|
- qcom,sm8550-dispcc
|
|
- qcom,sm8650-dispcc
|
|
- qcom,sm8750-dispcc
|
|
- qcom,x1e80100-dispcc
|
|
|
|
clocks:
|
|
items:
|
|
- description: Board XO source
|
|
- description: Board Always On XO source
|
|
- description: Display's AHB clock
|
|
- description: sleep clock
|
|
- description: Byte clock from DSI PHY0
|
|
- description: Pixel clock from DSI PHY0
|
|
- description: Byte clock from DSI PHY1
|
|
- description: Pixel clock from DSI PHY1
|
|
- description: Link clock from DP PHY0
|
|
- description: VCO DIV clock from DP PHY0
|
|
- description: Link clock from DP PHY1
|
|
- description: VCO DIV clock from DP PHY1
|
|
- description: Link clock from DP PHY2
|
|
- description: VCO DIV clock from DP PHY2
|
|
- description: Link clock from DP PHY3
|
|
- description: VCO DIV clock from DP PHY3
|
|
|
|
power-domains:
|
|
description:
|
|
A phandle and PM domain specifier for the MMCX power domain.
|
|
maxItems: 1
|
|
|
|
required-opps:
|
|
description:
|
|
A phandle to an OPP node describing required MMCX performance point.
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- clocks
|
|
- '#power-domain-cells'
|
|
|
|
allOf:
|
|
- $ref: qcom,gcc.yaml#
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/clock/qcom,sm8550-gcc.h>
|
|
#include <dt-bindings/clock/qcom,rpmh.h>
|
|
#include <dt-bindings/power/qcom,rpmhpd.h>
|
|
clock-controller@af00000 {
|
|
compatible = "qcom,sm8550-dispcc";
|
|
reg = <0x0af00000 0x10000>;
|
|
clocks = <&rpmhcc RPMH_CXO_CLK>,
|
|
<&rpmhcc RPMH_CXO_CLK_A>,
|
|
<&gcc GCC_DISP_AHB_CLK>,
|
|
<&sleep_clk>,
|
|
<&dsi0_phy 0>,
|
|
<&dsi0_phy 1>,
|
|
<&dsi1_phy 0>,
|
|
<&dsi1_phy 1>,
|
|
<&dp0_phy 0>,
|
|
<&dp0_phy 1>,
|
|
<&dp1_phy 0>,
|
|
<&dp1_phy 1>,
|
|
<&dp2_phy 0>,
|
|
<&dp2_phy 1>,
|
|
<&dp3_phy 0>,
|
|
<&dp3_phy 1>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
power-domains = <&rpmhpd RPMHPD_MMCX>;
|
|
required-opps = <&rpmhpd_opp_low_svs>;
|
|
};
|
|
...
|